Home | Legals | Data Protection | Sitemap | KIT

GetSURE

SPP1500-Project "Generating and Executing Dependable Application Software on UnReliable Embedded Systems"

Project Description

Abstract

As hardware components in computer systems have become more unreliable due to the technology scaling, hardware errors, resulting from soft errors (e.g., transient faults) and permanent errors (e.g., faults due to aging mechanisms etc.), have become unavoidable. It is, therefore, crucial for system designers to exploit effective hardware and software techniques to improve the dependability. This research proposal aims to achieve dependability improvement by adopting offline and online software techniques in case the underlying hardware components are unreliable. To bridge the gap between hardware and software techniques for achieving a high degree of reliability, the project will explore proper hardware reliability and software resilience modeling to guide system software and application software generation (through compiler) towards reliability improvement. The techniques are reliability-guided compilation, reliability-aware task scheduling and mapping/remapping, as well as dynamic software composition. Both offline and online techniques are required and will be explored in the project in order to find effective means of how to adapt them to each other.

This proposal makes contributions to the following columns of the SPP 1500:

  • Dependable Embedded Software
  • Operation, Observation and Adaptation

Overall Flow of GetSURE Project showing the Work Packages (WPs) and Work Areas (WAs).

FlowOverview

Overall Objectives of Funding Phase I

We will pursue the following objectives within this proposal:

Objective 1: Developing Reliability-Driven Compilation and System Software Techniques for Dependable Code Generation and Execution.
Objective 2: Developing an Adaptive Run-Time System for Dependable Code Executions.
Objective 3: Modeling Reliability and Resilience.

Both offline and online techniques are required and it is a main objective to find means of how to jointly design offline techniques and run-time adaptiveness. Tight integration of system software, compilation techniques, and adaptive run-time system is a key to enable a highly-dependable software system for embedded systems.

Overview of the GetSURE project for two phases.

ProjectOutline

 

 

Team

Technische Universität Dortmund (TUD) Karlsruher Institut für Technologie (KIT)
  • Project Leader: Dr.-Ing. Muhammad Shafique
  • Ph.D. Candidates: Semeen Rehman, Florian Kriebel
  • Master Students: Pau Vilimelis Aceituno, Duo Sun, Orcun Tüfek, Dennis Gnad

 

Open Source Contributions and Software / Tool Releases

  1. YASAV: An SRAM Memory Aging Simulator
    Short Description: YASAV is a GUI-based simulation tool for fast analysis and visualization of SRAM based memory aging. It accepts an SRAM scratchpad memory configuration and user parameters (e.g., test data sets) and provides aging estimates and an in-depth duty cycle analysis. It supports different forms of visualization of results for different input configurations.
  2. CES Software Dependability
    Short Description: This package consists of a Configurable Fault Generator integrated with a Reliability-Aware Processor Simulator, Fault Injector and Error Logger for analyzing the impact of bit flips in different processor components on the application software execution. The application is simulated under fault conditions and an error analysis is performed at the application level including the classification of the impacts of faults on different applications. Different reliable compiled binaries are provided.
  3. GAME: Gate-Level Aging and Masking Estimation Tool
    Short Description: GAME provides an integrated aging and error masking estimation tool along with several example netlists of different circuits. It analyzes the aging of x% critical paths of a circuit for different years and quantifies the error masking potential of different paths of a given netlist.
  4. ApproxAdderLib: A Library of Approximate Adders
    Short Description: This open-source library of approximate adders consisting of MATLAB and Verilog Models of GeAr and previously proposed adders is provided in order to allow software programmers as well as hardware designers to evaluate their code and design. GeAr is an in-house developed low latency Generic Accuracy Configurable Adder that provides a high number of potential configurations enabling a high degree of flexibility and a trade-off between performance and output quality.
  5. CES265 – A Multithreaded High Efficiency Video Coding Software
    Short Description: CES265 is a light-weight and parallelized next-generation High Efficiency Video Coding (HEVC) software that provides a significantly higher throughput compared to the HEVC reference software. It is parallelized using HEVC's novel Tile concept and pthread multi-threading API and offers a comprehensive statistics generation at different levels of granularity.
  6. TSP: Thermal Safe Power
    Short Description: Thermal Safe Power (TSP) is a power budget concept that provides safe power constraint values as a function of the number of simultaneously operating cores in many-core systems. It avoids the performance losses caused by using a single and constant value as a power constraint. This software tool implements the algorithms to compute the TSP for the given multi-/many-core processor configuration and thermal constraints.
  7. MatEx: Efficient Transient and Peak Temperature Computation for Compact Thermal Models
    Short Description: MatEx implements a method for computing the transient temperature peaks (resulting from resource management decisions changing the power consumption in a many-core system) in just a few milliseconds, which is suited for run-time usage. Moreover, MatEx can also be used to efficiently compute all transient temperatures for any given time resolution without accuracy losses.

Keynotes

  • “Muhammad Shafique, Run-Time Resource and Reliability Management in Dark Silicon Many-Core Chips” at the International Workshop on Multi-Objective Many-Core Design (MOMAC), 24 March 2015.

Invited Talks

  1. “Flexible and Reliable Executions in Cyber-Physical Systems”, at TU Dortmund, Tag der Informatik, 19-June-2015.
  2. “Unified Utilization-Based Schedulability Analysis for Real-Time Systems”, at National Taiwan University, 31-March-2015.
  3. Is Self-Suspension Harmful or Helpful in Real-Time Systems?”, at Academia Sinica, 24-March-2015 and National Ciao-Tung University, 23-March-2015.
  4. “Application-Driven Power Management for On-Chip Memories”, at Memory Architecture and Organization Workshop (MeAOW), ESWeek, New Delhi, India, 16-October-2014.
  5. “Collaborative Reliability Boosting: Engaging Multiple Hardware and Software Layers for Reliability Optimization in the Nano-­Era”, at School of Computing, National University of Singapore (NUS), Singapore, 24-January-2014.
  6. “Developing Reliable On-Chip Systems: A Cross-Layer Perspective”, at School of Computer Science and Engineering, University of New South Wales (UNSW), Sydney, Australia, 10-September-2013.
  7. “Cross-Layer Techniques for Reliable Code Generation and Execution on Unreliable Hardware”, at School of Electrical Engineering and Computer Science (SEECS), National University of Sciences and Technology (NUST), Islamabad, Pakistan, 17-January-2013.
  8. “Dependable Code Generation for Unreliable Hardware”, at TU Delft, The Netherlands, 20-July-2012.
  9. “Reliability-Driven Code Compilation Targeting Unreliable Hardware”, at UFRGS, Brazil, 20-April-2012.
  10. “Cross-Layer Approaches for System-on-Chip Dependability”, at CASS Seminar, Kyoto, Japan, 03-December-2012.
  11. “Compiler-Driven Cross-Layer Techniques for Increasing Reliability on Unreliable Hardware”, at Workshop on Compiler-assisted System-on-chip Assembly (CASA), ESWeek, Tampere, Finland, 07-October-2012.
  12. “Designing Power-Aware, Energy-Efficient, Predictable, and Flexible Real-Time and Embedded Systems”, at Hong Kong Polytechnic University, Hong Kong, China, 20-September-2012 and University Paderborn, Paderborn, Germany, 20-December-2012.

Tutorials

  1. Muhammad Shafique, Semeen Rehman, "Designing and Architecting Advanced Embedded Systems", at the National University of Sciences and Technology (NUST), Dec. 2014, Islamabad, Pakistan.
  2. Muhammad Shafique, Siddharth Garg, Hiren Patel, Puneet Gupta "Cross-Layer Reliability Modeling and Optimization for Embedded Systems under Process Variations", at Embedded Systems Week (ESWeek), 2013, Montreal, Canada.
  3. Muhammad Shafique, "Low Power Techniques for Massive Data Rate Multiview Video Coding", EMicro 2012, XIV School on Microelectronics, Brazil

Events

  1. Organized the Workshop "Towards Efficient Computing in the Dark Silicon Era" collocated at IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2015.
  2. Organized the Special Session"Dark Silicon: No Way Out?" at ACM/EDAC/IEEE 52nd Design Automation Conference (DAC), 2015.
  3. Organized the Special Session"Embedded Software Reliability for Unreliable Hardware" at IEEE International Conference on Embedded Software (EMSOFT), 2014.
  4. Organized the Workshop on "A Roadmap for EDA Research in the Dark Silicon Era" collocated at IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2014.
  5. Organized the Special Session "Dark Silicon as a Challenge for Hardware/Software Co-Design" at IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), 2014.
  6. Organized the Special Session "Emerging Trends for Next-Generation Multimedia" at Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia), 2014.
  7. Organized the Special Session "Keeping Kilo-core Chips Cool: New Directions and Emerging Solutions" at IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2013.
  8. Organized the Tutorial "Cross-Layer Reliability Modeling and Optimization for Embedded Systems under Process Variations" at Embedded Systems Week (ESWeek), 2013.

Awards

  • Dr.-Ing. Muhammad Shafique, Research Group Leader at Karlsruhe Institute of Technology (KIT), received the prestigious 2015 ACM SIGda Outstanding New Faculty Award for demonstrating an outstanding potential as a lead researcher and/or educator in the field of electronic design automation, San Francisco,USA, June 2015). Photo.
  • Best Paper Awards/Nominations
    1. CODES+ISSS'15 Best Paper Award for the paper “R2Cache: Reliability-Aware Reconfigurable Last-Level Cache Architecture for Multi-Cores” in IEEE International Conference on Hardware-Software Codesign and System Synthesis, 2015.
    2. DAC'14 Best Paper Nomination for the paper “On Trading Wear-leveling with Heal-leveling”, 51st ACM/EDA/IEEE Design Automation Conference, 2014.
    3. CODES+ISSS'11 Best Paper Awardfor the paper “Reliable Software for Unreliable Hardware: Embedded Code Generation aiming at Reliability” in IEEE International Conference on Hardware-Software Codesign and System Synthesis, 2011.
  • HiPEAC Paper Awards by the European Network of Excellence on High Performance and Embedded Architecture and Compilation.
    • DAC 2015 paper on “EnAAM: Energy-Efficient Anti-Aging for On-Chip Video Memories”.
    • DAC 2015 paper on “Hayat: Harnessing Dark Silicon and Variability for Aging Deceleration and Balancing”.
    • DAC 2015 paper on “New Trends in Dark Silicon”.
    • DAC 2014 paper on “ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era”.
    • DAC 2014 paper on “dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects”.
    • DAC 2014 paper on “Multi-Layer Dependability: From Microarchitecture to Application Level”.
    • DAC 2014 paper on “The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives”.
    • DAC 2013 paper on “Exploiting Program-Level Masking and Error Propagation for Constrained Reliability Optimization”.
    • DAC 2013 paper on “RASTER: Runtime Adaptive Spatial/Temporal Error Resiliency for Embedded Processors”.
    • DAC 2013 paper on “Reliable On-Chip Systems in the Nano-Era: Lessons Learnt and Future Trends”.
    • DAC 2012 paper on “Instruction Scheduling for Reliability-Driven Compilation”.
  • Student Awards:
    1. Richard Newton Young Student Fellow Award at DAC 2015 (Semeen Rehman)
    2. EDAA/ACM SIGDA PhD Forum Best Poster Award at DATE 2015: Hardware-Software Co-Design for Next Generation Dark Silicon Multimedia Systems (Muhammad Usman Karim Khan)
    3. Hermann-Billing-Preis 2012 for Best Master Thesis: Analysis and Design of Hybrid Hardware/Software Reliability Techniques for Embedded Processors (Florian Kriebel): Prize Money = 1000 Euros

Publications

Book:

  • S. Rehman, M. Shafique, J. Henkel, “Reliable Software for Unreliable Hardware – A Cross Layer Perspective”, Springer Science+Business Media, LLC, 2015, (accepted for publishing, contract signed).

 

Journal/Transaction Publications:

  1. K.-H. Chen, J.-J. Chen, F. Kriebel, S. Rehman, M. Shafique, J. Henkel, “Task Mapping for Redundant Multithreading in Multi-Cores with Reliability and Performance Heterogeneity”, IEEE Transactions on Computers (TC), 2016.
  2. M. Salehi, M. K. Tavana, S. Rehman, M. Shafique, A. Ejlali, J. Henkel, “Two-State Checkpointing for Energy-Efficient Fault-Tolerance in Hard Real-Time Systems”, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2016.
  3. F. Kriebel, S. Rehman, M. Shafique, S. Garg, J. Henkel, “Variability- and Reliability-Awareness in the Age of Dark Silicon”, IEEE Design and Test (D&T), DOI, vol. 32, no. 4, 2015.
  4. S. Rehman, K.-H. Chen, F. Kriebel, A. Toma, M. Shafique, J.-J. Chen, J. Henkel, “Cross-Layer Software Dependability on Unreliable Hardware”, IEEE Transactions on Computers (TC), Vol. 65, no. 1, pp. 80-94, DOI, 2015.
  5. M. Shafique, P. Axer, C. Borchert, J.-J. Chen, K.-H. Chen, B. Döbel, R. Ernst, H. Härtig, A. Heinig, R. Kapitza, F. Kriebel, D. Lohmann, P. Marwedel, S. Rehman, F. Schmoll, O. Spinczyk, “Multi-Layer Software Reliability on Unreliable Hardware”, in Information Technology (IT), 2015.
  6. S. Rehman, F. Kriebel, M. Shafique, J. Henkel, “Reliability-Driven Software Transformations for Unreliable Hardware”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Volume 33, Issue 11, pp. 1597–1610, 2014.
  7. A. Herkersdorf, H. Aliee, M. Engel, M. Glaß, C. Gimmler-Dumont, J. Henkel, V. B. Kleeberger, M. A. Kochte, J. M. Kühn, D. Mueller-Gritschneder, S. R. Nassif, H. Rauchfuss, W. Rosenstielf, U. Schlichtmann, M. Shafique, M. B. Tahoori, J. Teich, N. Wehn, C. Weis, H.-J. Wunderlich, "Resilience Articulation Point (RAP): Cross-layer Dependability Modeling for Nanometer System-on-chip Resilience", Elsevier Microelectronics Reliability Journal (MR), 2014. pdficon Paper

 

Conference/Symposium/Workshop Publications:

  1. K.-H. Chen, G. von der Brüggen, J.-J. Chen, “Overrun Handling for Mixed-Criticality Support in RTEMS”, Workshop on Mixed Criticality Systems (WMC), Nov. 2016.
  2. G. von der Brüggen, K.-H. Chen, W.-H. Huang, and J.-J. Chen, “Systems with dynamic real-time guarantees in uncertain and faulty execution environment”, IEEE 37thReal-Time Systems Symposium (RTSS), Nov. 2016.
  3. K.-H. Chen, B. Bönninghoff, J-J. Chen, P. Marwedel, “Compensate or ignore? Meeting control robustness requirements through adaptive soft-error handling”, ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems (LCTES), May 2016.
  4. K.-H. Chen, J.-J. Chen, F. Kriebel, S. Rehman, M. Shafique, J. Henkel, “Reliability-Aware Task Mapping on Many-Cores with Performance Heterogeneity”, ESWEEK Workshop on Resiliency in Embedded Electronic Systems (REES), October 2015.
  5. D. Palomino, M. Shafique, A. Susin, J. Henkel, “Thermal Optimization using Adaptive Approximate Computing for Video Coding”, IEEE/ACM 19th Design, Automation and Test in Europe Conference (DATE), March 2016, (accepted).
  6. J. Henkel, S. Pagani, H. Khdr, F. Kriebel, S. Rehman, M. Shafique, “Towards Performance and Reliability-Efficient Computing in the Dark Silicon Era”, IEEE/ACM 19th Design, Automation and Test in Europe Conference (DATE), March 2016, (invited special session paper).
  7. J.-J. Chen, W.-H. Huang, C. Liu, “k2U: A General Framework from k-Point Effective Schedulability Analysis to Utilization-Based Tests”, IEEE 36th Real-Time Systems Symposium (RTSS), December 2015.
  8. M. Shafique, J. Henkel, “Mitigating Power Density and Temperature Problems in the Nano-Era”, IEEE/ACM 34th International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, November 2015, (special session paper).
  9. F. Kriebel, A. Subramaniyan, S. Rehman, S. J. B. Ahandagbe, M. Shafique, J. Henkel, “R2Cache: Reliability-Aware Reconfigurable Last-Level Cache Architecture for Multi-Cores”, IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), October, 2015.
  10. M. Salehi, M. Shafique, F. Kriebel, S. Rehman, M. K. Tavana, A. Ejlali, J. Henkel, “dsReliM: Power-Constrained Reliability Management in Dark-Silicon Many-Core Chips under Process Variations”, IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), October, 2015.
  11. K.-H. Chen, J.-J. Chen, F. Kriebel, S. Rehman, M. Shafique, J. Henkel, “Reliability-Aware Task Mapping on Many-Cores with Performance Heterogeneity”, ACM 1st International ESWEEK Workshop on Resiliency in Embedded Electronic Systems (REES), October 2015.
  12. J. Henkel, H. Bukhari, S. Garg, M. U. K. Khan, H. Khdr, F. Kriebel, U. Ogras, S. Parameswaran, M. Shafique, “Dark Silicon - From Computation to Communication”, International Symposium on Networks-on-Chip (NOCS), (invited special session paper),September, 2015.
  13. G. Brüggen, J.-J. Chen, W. -H. Huang, “Schedulability and Optimization Analysis for Non-Preemptive Static Priority Scheduling Based on Task Utilization and Blocking Factors”, IEEE 27th Euromicro Conference on Real-Time Systems (ECRTS), July 2015.
  14. M. Salehi, M. K. Tavana, S. Rehman, F. Kriebel, M. Shafique, A. Ejlali, J. Henkel, “DRVS: Power-Efficient Reliability Management through Dynamic Redundancy and Voltage Scaling under Variations”, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), July 2015.
  15. M. Shafique, M. U. K. Khan, O. Tuefek, J. Henkel, “EnAAM: Energy-Efficient Anti-Aging for On-Chip Video Memories”, ACM/EDAC/IEEE 52nd Design Automation Conference (DAC), June 2015.
  16. D. Gnad, M. Shafique, F. Kriebel, S. Rehman, D. Sun, J. Henkel, “Hayat: Harnessing Dark Silicon and Variability for Aging Deceleration and Balancing”, ACM/EDAC/IEEE 52nd Design Automation Conference (DAC), June 2015.
  17. J. Henkel, H. Khdr, S. Pagani, M. Shafique, “New Trends in Dark Silicon”, ACM/EDAC/IEEE 52nd Design Automation Conference (DAC), June 2015.
  18. S. Iqtedar, O. Hasan, M. Shafique, J. Henkel, “Probabilistic Formal Verification Methodology for Decentralized Thermal Management in On-Chip Systems”, IEEE 24th International Conference on Enabling Technologies: Infrastructure for Collaborative Enterprises (WETICE), June 2015.
  19. M. Shafique, D. Gnad, S. Garg, J. Henkel, “Variability-Aware Dark Silicon Management in On-Chip Many-Core Systems”, IEEE/ACM 18th Design, Automation and Test in Europe Conference (DATE), March 2015.
  20. F. Kriebel, S. Rehman, D. Sun, P. V. Aceituno, M. Shafique, J. Henkel, “ACSEM: Accuracy-Configurable Fast Soft Error Masking Analysis in Combinatorial Circuits”, IEEE/ACM 18th Design, Automation and Test in Europe Conference (DATE), March 2015.
  21. S. Iqtedar, O. Hasan, M. Shafique, J. Henkel, “Formal Probabilistic Analysis of Distributed Dynamic Thermal Management”, IEEE/ACM 18th Design, Automation and Test in Europe Conference (DATE), March 2015.
  22. J.-J. Chen, C. Liu, “Fixed-Relative-Deadline Scheduling of Hard Real-Time Tasks with Self-Suspensions”, IEEE 35th Real-Time Systems Symposium (RTSS), December 2014.
  23. S. A. A. Bukhari, F. K. Lodhi, O. Hasan, M. Shafique, J. Henkel, “Formal Verification of Distributed Task Migration for Thermal Management in On-chip Multi-core Systems using nuXmv”, 3rd International Workshop on Formal Techniques for Safety-Critical Systems (FTSCS), November 2014.
  24. J.-J. Chen, M. Shafique, “Embedded Software Reliability for Unreliable Hardware”, IEEE/ACM International Conference on Embedded Software (EMSOFT), October 2014, (invited special session paper).
  25. M. Shafique, S. Garg, T. Mitra, S. Parameswaran, J. Henkel, “Dark Silicon as a Challenge for Hardware/Software Co-Design”, IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), October 2014, (invited special session paper).
  26. D. Palomino, M. Shafique, A. Susin, J. Henkel, "TONE: Adaptive Temperature Optimization for the Next Generation Video Encoders", ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 33-38, August 2014.
  27. F. Kriebel, S. Rehman, D. Sun, M. Shafique, J. Henkel, “ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era”, ACM/EDAC/IEEE 51st Design Automation Conference (DAC), June 2014.
  28. S. Rehman, F. Kriebel, D. Sun, M. Shafique, J. Henkel, “dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects”, ACM/EDAC/IEEE 51st Design Automation Conference (DAC), June 2014.
  29. J. Henkel, L. Bauer, H. Zhang, S. Rehman, M. Shafique, “Multi-Layer Dependability: From Microarchitecture to Application Level”, ACM/EDAC/IEEE 51st Design Automation Conference (DAC), June 2014, Invited Paper for the Special Session: “Embedded Resiliency: Approaches for the Next Decade”.
  30. Yu-Ming Chang, Yuan-Hao Chang, Jian-Jia Chen, Tei-Wei Kuo, Hsiang-Pang Li, Hang-Ting Lue, "On Trading Wear-leveling with Heal-leveling", 51th ACM/EDA/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, June 2014.
  31. M. Shafique, S. Garg, D. Marculescu, J. Henkel, “The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives”, ACM/EDAC/IEEE 51st Design Automation Conference (DAC), June 2014.
  32. Wei Liu, Jian-jia Chen, Anas Toma, Tei-wei Kuo, Qingxu Deng, "Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", 51th ACM/EDA/IEEE Design Automation Conference (DAC), June 2014.
  33. Semeen Rehman, Florian Kriebel, Muhammad Shafique, Jörg Henkel, "Compiler-Driven Dynamic Reliability Management for On-Chip Systems under Variabilities", IEEE/ACM 17th Design Automation and Test in Europe Conference (DATE), Dresden, Germany, March 2014.
  34. H. Khdr, T. Ebi, M. Shafique, H. Amrouch, J. Henkel, “mDTM: Multi-Objective Dynamic Thermal Management for On-Chip Systems”, IEEE/ACM 17th Design Automation and Test in Europe Conference (DATE), March 2014.
  35. D. Palomino, M. Shafique, H. Amrouch, A. Susin, J. Henkel, “hevcDTM: Application-Driven Dynamic Thermal Management for High Efficiency Video Coding”, IEEE/ACM 17th Design Automation and Test in Europe Conference (DATE), March 2014.
  36. Jian-Jia Chen, "Task Set Synthesis with Cost Minimization for Sporadic Real-Time Tasks", 34th IEEE Real-Time Systems Symposium (RTSS), Vancouver, Canada, December 2013.
  37. Tuo Li, Muhammad Shafique, Semeen Rehman, Jude Angelo Ambrose, Jörg Henkel, Sri Parameswaran, "DHASER: Dynamic Heterogeneous Adaptation for Soft-Error Resiliency in ASIP-based Multi-Core Systems", IEEE/ACM 31st International Conference on Computer-Aided Design (ICCAD), November 2013, pp. 646-653.
  38. M. Ismail, O. Hasan, T. Ebi, M. Shafique, J. Henkel, “Formal Verification of Distributed Dynamic Thermal Management”, IEEE/ACM 31st International Conference on Computer-Aided Design (ICCAD), November 2013, 248-255.
  39. Matthias Freier and Jian-Jia Chen, "Prioritization for Real-Time Embedded Systems on Dual-Core Platforms by Exploiting the Typical- and Worst-Case Execution Times", in IEEE Symposium on Industrial Embedded Systems (SIES), Porto, Portugal, June 2013.
  40. Muhammad Shafique, Semeen Rehman, Pau Vilimelis Aceituno, Jörg Henkel, "Exploiting Program-Level Masking and Error Propagation for Constrained Reliability Optimization", 50th ACM/EDA/IEEE Design Automation Conference (DAC), June 2013.
  41. Jörg Henkel, Lars Bauer, Nikil Dutt, Puneet Gupta, Sani Nassif, Muhammad Shafique, Mehdi Tahoori, Norbert Wehn, "Reliable On-Chip Systems in the Nano-Era: Lessons Learnt and Future Trends", 50th ACM/EDA/IEEE Design Automation Conference (DAC), Austin, TX, USA, June 2013.
  42. Tuo Li, Muhammad Shafique, Jude Angelo Ambrose, Semeen Rehman, Jörg Henkel, Sri Parameswaran, "RASTER: Runtime Adaptive Spatial/Temporal Error Resiliency for Embedded Processors", 50th ACM/EDA/IEEE Design Automation Conference (DAC), June 2013.
  43. Semeen Rehman, Anas Toma, Florian Kriebel, Muhammad Shafique, Jian-Jia Chen, Jörg Henkel, "Reliable Code Generation and Execution on Unreliable Hardware under Joint Functional and Timing Reliability Considerations", 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS),pp. 273-282, April 2013.
  44. Semeen Rehman, Muhammad Shafique, Pau Vilimelis Aceituno, Florian Kriebel, Jian-Jia Chen, Jörg Henkel, "Leveraging Variable Function Resilience for Selective Software Reliability on Unreliable Hardware", IEEE/ACM 16th Design Automation and Test in Europe Conference (DATE), pp. 1759-1764, March 2013.
  45. T. Li, M. Shafique, S. Rehman, S. Radhakrishnan, R. Ragel, J. A. Ambrose, J. Henkel, S. Parameswaran, “HW/SW Methodology for Configurable Soft-Error Resilient Application Specific Instruction-Set Processor”, IEEE/ACM 16th Design Automation and Test in Europe Conference (DATE), pp. 707-712, March 2013.
  46. A. Herkersdorf, M. Engel, M. Glaß, J. Henkel, V. B. Kleeberger, M. A. Kochte, J. M. Kühn, S. R. Nassif, H. Rauchfuss, W. Rosenstiel, U. Schlichtmann, M. Shafique, M. B. Tahoori, J. Teich, N. Wehn, C. Weis, H.-J. Wunderlich, “Cross-Layer Dependability Modeling and Abstraction in System on Chip”, 9th Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2013.
  47. S. Rehman, M. Shafique, J. Henkel, “Instruction Scheduling for Reliability-Driven Compilation”, ACM/EDAC/IEEE 49th Design Automation Conference (DAC), pp. 1288-1296, 2012.
  48. M. Shafique, B. Zatt, S. Rehman, F. Kriebel, J. Henkel, “Power-Efficient Error-Resiliency for H.264/AVC Context-Adaptive Variable Length Coding”, IEEE/ACM 15th Design Automation and Test in Europe Conference (DATE), pp. 697-702, 2012.
  49. S. Rehman, M. Shafique, F. Kriebel, J. Henkel, “RAISE: Reliability-Aware Instruction SchEduling for Unreliable Hardware”, 17th IEEE/ACM Asia and South Pacific Design Automation Conferences (ASP-DAC), pp. 671-676, 2012.
  50. S. Rehman, M. Shafique, F. Kriebel, J. Henkel, “Reliable Software for Unreliable Hardware: Embedded Code Generation aiming at Reliability”, IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), pp. 237-246, 2011.
  51. S. Rehman, M. Shafique, F. Kriebel, J. Henkel, “ReVC: Computationally Reliable Video Coding on Unreliable Hardware Platforms: A Case Study on Error-Tolerant H.264/AVC CAVLC Entropy Coding”, IEEE 18th International Conference on Image Processing (ICIP), pp. 405-408, 2011.

 

Ph.D. Forums:

  1. M. U. K. Khan, M. Shafique, J. Henkel, “Hardware-Software Co-Design for Next Generation Dark Silicon Multimedia Systems”, ACM/EDAC/IEEE 52nd Design Automation Conference (DAC), June 2015.
  2. M. U. K. Khan, M. Shafique, J. Henkel, “Hardware-Software Co-Design for Next Generation Dark Silicon Multimedia Systems”, ACM/SIGDA Ph.D. Forum at the IEEE/ACM 16th Design Automation and Test in Europe Conference (DATE), March 2015.
  3. S. Rehman, M. Shafique, J. Henkel, “Reliable Software for Unreliable Hardware”, ACM/SIGDA Ph.D. Forum at the ACM/EDAC/IEEE 50th Design Automation Conference (DAC), 2013.
  4. S. Rehman, M. Shafique, J. Henkel, “Reliable Software for Unreliable Hardware”, ACM/SIGDA Ph.D. Forum at the IEEE/ACM 16th Design Automation and Test in Europe Conference (DATE), 2013.

 

 

 

Top

Theses / Internships


Master Thesis:

  1. Jean Segnon Bruno Ahandagde: Analysis and Design of Reliable Superscalar Multi-Core Processors
  2. Arun Subramaniyan: Reliability Aware Reconfigurable Cache Architectures
  3. Walaa Harouni: Approximate Computing through Accuracy-Configurable Accelerators
  4. Dennis Gnad: Adaptive Reliability Optimization for Dark Silicon On-Chip Systems.
  5. Orcun Tüfek: Reliable High Efficiency Video Coding under Transient and Permanent Faults.
  6. Duo Sun: Resilient Hardware Architecture for Many-Core Systems.
  7. Pau Vilimelis Aceituno: Leveraging Algorithmic Resilience for Software Reliability Optimization.
  8. Florian Kriebel: Analysis and Design of Hybrid Hardware/Software Reliability Techniques for Embedded Processors (Received the Hermann-Billing-Preis 2012 for Best Master Thesis).

Bachelor Thesis / Studienarbeit / Internships:

  1. Mihika Dave: Designing Heterogeneous Hardening Modes and State Compression for Efficient Error Detection and Recovery in Superscalar Processors
  2. Hariharan Sivaraman: Vulnerability Analysis and Estimation for Superscalar Multi-Cores
  3. Arun Subramaniyan: Cache Vulnerability Analysis for Many-Core Systems.
  4. Pratyush Mahapatra: Fast Aging Estimation for Embedded Processors.

Research Assistants / HiWis:

  1. Mohammad Salehi: System-Level Reliability Management in Hard Real-Time Systems.
  2. Dennis Gnad: Reliability-Aware Many-Core Simulator for Dark Silicon Chips.
  3. Duo Sun: Circuit-Level Error Masking Analysis.
  4. Pau Vilimelis Aceituno: Modeling and Estimation of Application Resilience.
  5. Florian Kriebel: Enhancing the ArchC-based Fault Injection and Simulation Environment with Extended Fault Analysis Capabilities.
  6. Huan Fui Lee: Implementing and Investigation for Control Application with Fault Tolerance.