Home | Legals | Sitemap | KIT

IEEE Design&Test Vol. 34, Issue 6 (November/December) released: Special Issue on Self-Aware Systems on Chip

IEEE Design&Test Vol. 34, Issue 6 (November/December) released: Special Issue on Self-Aware Systems on Chip
   
Design & Test

Magazine
Volume 34, Issue 6 (November/December)

Highlights
Special Issue on "Self-Aware Systems on Chip"
Survey on "Self-Awareness in Systems on Chip - A Survey"  
Survey Paper by Angelos Antonopoulos, Christiana Kapatsori, and Yiorgos Makris "Trusted Analog/Mixed- Signal/RF ICs: A Survey and a Perspective"  
Perspective by Lothar Thiele, " Internet of Things—The Quest for Trust"  
Perspective by Patrick Mayor, Martin Rajman, and Giovanni De Micheli, " Nano-Tera.ch: Information Technology for Health, Environment, and Energy"  
Report by Maria K. Michael and Haralampos-G. Stratigopoulos, "Recap of the European Test Symposium 2017 (ETS’17)"  
Report by David Garrett and Chia-Lin Yang, "Recap of the 2017 International Symposium on Low Power Electronics and Design (ISLPED)"  

November/December 2017 Content


From the EIC
Self-Aware On-Chip Systems
  View full article (PDF).

Self-Aware On-Chip Systems
Guest Editorial: Special Issue on Self-Aware Systems on Chip
  View full article (PDF).
Self-Awareness in Systems on Chip — A Survey
  Editor’s note: Self-awareness is a desirable feature of emerging computing systems. It helps systems to understand, manage, and report on their own system behavior.... read more
View full article (PDF).
Health Management for Self-Aware SoCs Based on IEEE 1687 Infrastructure
  Motivated by the need to tolerate faults, this paper presents a complete fault management solution that includes fault detection and categorization, maintaining a map of faults, and modified scheduling and application algorithms for using healthy resources only... read more
View full article (PDF).
KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications
  Being aware of its own power consumption is essential for any system under power constraints, i.e. all systems with moderate or high complexity. This paper describes a tool that provides this power awareness for applications written in OpenCL and implemented on FPGAs... read more.
View full article (PDF).
A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors
  As technology edges closer to fundamental limits, variations of process parameters, operational voltage, and temperature (PVT variations) have to be accounted for. This paper proposes to make higher levels aware of these variations and bring them under system control by using software controlled body biasing... read more
View full article (PDF).
Self-Adaptive Timing Repair
  This article describes a method to continuously monitor paths delays in an operational FPGA design and to improve slow paths by incremental partial reconfiguration. Since online delay measuring is more accurate than design time estimation, this approach... read more
View full article (PDF).

Survey Paper
Trusted Analog/Mixed- Signal/RF ICs: A Survey and a Perspective
  The trustworthiness of integrated circuits is now an essential technical and business challenge for the semiconductor industry. In the digital domain, there has been extensive activity in understanding and counteracting the threats of hardware Trojans, piracy and counterfeiting... read more
View full article (PDF).

General Interest Papers
Layout-Aware Optimized Prebond Silicon Interposer Test Synthesis
  The authors target the typical problem of a small number of test access ports. As a solution, they propose a set of interposers to obtain access to the tested nets... read more
View full article (PDF).
 
Adaptive ECC for Tailored Protection of Nanoscale Memory
  Following technology scaling, runtime failure has emerged as one of the major challenges in modern VLSI designs under the increased parametric variability and low supply voltage. This issue is especially severe in nanoscale memory due to its high density and large capacity... read more
View full article (PDF).
 
Low-Power Sparse Hyperdimensional Encoder for Language Recognition
  Online learning for data analysis, categorization and anomaly detection has become a key technique in a range of adaptive embedded applications. In this article the authors propose a very low power encoder design... read more
View full article (PDF).

Departments
Internet of Things—The Quest for Trust
  View full article (PDF).
Nano-Tera.ch: Information Technology for Health, Environment, and Energy
  View full article (PDF).
Recap of the European Test Symposium 2017 (ETS’17)
  View full article (PDF).
Recap of the 2017 International Symposium on Low Power Electronics and Design (ISLPED)
  View full article (PDF).
Chips Thinking About Chips
  View full article (PDF).